

Dual 8-Bit 50 MSPS A/D Converter

AD9058

FEATURES

2 Matched ADCs on Single Chip 50 MSPS Conversion Speed On-Board Voltage Reference Low Power (<1 W) Low Input Capacitance (10 pF) 65 V Power Supplies Flexible Input Range

APPLICATIONS

Quadrature Demodulation for Communications Digital Oscilloscopes Electronic Warfare Radar

GENERAL DESCRIPTION


The AD9058 combines two independent, high performance, 8-bit analog-to-digital converters (ADCs) on a single monolithic IC. Combined with an optional on-board voltage reference, the AD9058 provides a cost-effective alternative for systems requiring two or more ADCs.

Dynamic performance (SNR, ENOB) is optimized to provide up to 50 MSPS conversion rates. The unique architecture results in low input capacitance while maintaining high performance and low power (<0.5 W/channel). Digital inputs and outputs are TTL compatible.


Performance has been optimized for an analog input of 2 V p-p (± 1 V; 0 V to 2 V). Using the on-board 2 V voltage reference, the AD9058 can be set up for unipolar positive operation (0 V to 2 V). This internal voltage reference can drive both ADCs.

Commercial (0°C to 70°C) and military (-55°C to +125°C) temperature range parts are available. Parts are supplied in hermetic 48-lead DIP and 44-lead "J" lead packages.

FUNCTIONAL BLOCK DIAGRAM



QUADRATURE RECEIVER



REV. D

AD9058-SPECIFICATIONS

ELECTRICAL CHARACTERISTICS [$\pm V_S = \pm 5 \text{ V}; V_{REF} = 2 \text{ V (internal)}; ENCODE = 40 MSPS; A_{IN} = 0 \text{ V to } 2 \text{ V}; -V_{REF} = 6 \text{ GROUND, unless otherwise noted.}]^1$ All specifications apply to either of the two ADCs.

Parameter	Temp	Test Level	AD90 Min)58AJD/ Typ	AJJ Max	AD90 Min)58AKD Typ	/AKJ Max	Unit
RESOLUTION			8			8			Bits
DC ACCURACY									
Differential Nonlinearity	25°C	I		0.25	0.65		0.25	0.5	LSB
	Full	VI			0.8			0.7	LSB
Integral Nonlinearity	25°C	I		0.5	1.3		0.5	1.0	LSB
No Missing Codes	Full Full	VI VI	Guar	anteed	1.4	Guar	anteed	1.25	LSB
ANALOG INPUT	1 411	11	Guar			Guar	arricea		
Input Bias Current	25°C	I		75	170		75	170	μА
input bias current	Full	VI		13	340		15	340	μΑ
Input Resistance	25°C	I	12	28	310	12	28	310	kΩ
Input Capacitance	25°C	ĪV		10	15		10	15	pF
Analog Bandwidth	25°C	V		175			175		MHz
REFERENCE INPUT									
Reference Ladder Resistance	25°C	I	120	170	220	120	170	220	Ω
	Full	VI	80		270	80		270	Ω
Ladder Tempco	Full	V		0.45			0.45		Ω/°C
Reference Ladder Offset	25°C	I		8	16		8	16	mV
(Top)	Full	VI		_	24		_	24	mV
Reference Ladder Offset	25°C	I		8	23		8	23	mV
(Bottom) Offset Drift Coefficient	Full	VI		5 0	33		5 0	33	mV
	Full	V		50			50		μV/°C
INTERNAL VOLTAGE REFERENCE		_							
Reference Voltage	25°C	I	1.95	2.0	2.20	1.95	2.0	2.20	V
Towns and Confident	Full	VI	1.90	150	2.25	1.90	150	2.25	V
Temperature Coefficient Power Supply Rejection	Full	V		150			150		μV/°C
Ratio (PSRR)	25°C	I		10	25		10	25	mV/V
	23 0	1		10			10		111 V / V
SWITCHING PERFORMANCE Maximum Conversion Rate ²	25°C	I		50		50	60		MSPS
Aperture Delay (t_A)	25°C	IV	0.1	0.8	1.5	0.1	0.8	1.5	ns
Aperture Delay (t _A) Aperture Delay Matching	25°C	IV	0.1	0.8	0.5	0.1	0.8	0.5	ns
Aperture Uncertainty (Jitter)	25°C	V		10	0 3		10	0.5	ps, rms
Output Delay (Valid) $(t_v)^2$	25°C	Ĭ		8		5	8		ns ps, ims
Output Delay (t _v) Tempco	Full	V		16			16		ps/°C
Propagation Delay $(t_{PD})^2$	25°C	I		12			12	19	ns
Propagation Delay (t _{PD}) Tempco	Full	V		-16			-16		ps/°C
Output Time Skew	25°C	V		1			1		ns
ENCODE INPUT									
Logic "1" Voltage	Full	VI	2			2			V
Logic "0" Voltage	Full	VI			0.8			0.8	V
Logic "1" Current	Full	VI			600			600	μA
Logic "0" Current	Full	VI		_	1000		_	1000	μA
Input Capacitance	25°C	V		5			5		pF
Pulsewidth (High)	25°C	I		8		8			ns
Pulsewidth (Low)	25°C	I		8		8			ns

-2- REV. D

		Test	AD9058AJD/AJJ		AD9058AKD/AKJ				
Parameter	Temp	Level	Min	Typ	Max	Min	Typ	Max	Unit
DYNAMIC PERFORMANCE									
Transient Response		V		2			2		ns
Overvoltage Recovery Time	25°C	V		2			2		ns
Effective Number of Bits (ENOB) ³									
Analog Input @ 2.3 MHz	25°C	I		7.7		7.2	7.7		Bits
@ 10.3 MHz	25°C	I		7.4		7.1	7.4		Bits
Signal-to-Noise Ratio ³									
Analog Input @ 2.3 MHz	25°C	I		48		45	48		dB
@ 10.3 MHz	25°C	I		46		44	46		dB
Signal-to-Noise Ratio ³ (Without Harmonics)									
Analog Input @ 2.3 MHz	25°C	I		48		46	48		dB
@ 10.3 MHz	25°C	I		47		45	47		dB
Second Harmonic Distortion									
Analog Input @ 2.3 MHz	25°C	I		58		48	58		dBc
@ 10.3 MHz	25°C	I		58		48	58		dBc
Third Harmonic Distortion									
Analog Input @ 2.3 MHz	25°C	I		58		50	58		dBc
@ 10.3 MHz	25°C	I		58		50	58		dBc
Crosstalk Rejection ⁴	25°C	IV		60		48	60		dBc
DIGITAL OUTPUTS									
Logic "1" Voltage ($I_{OH} = 2 \text{ mA}$)	Full	VI	2.4			2.4			V
Logic "0" Voltage ($I_{OL} = 2 \text{ mA}$)	Full	VI			0.4			0.4	V
POWER SUPPLY ⁵									
+V _S Supply Current	Full	VI		127	154		127	154	mA
-V _S Supply Current	Full	VI		27	38		27	38	mA
Power Dissipation	Full	VI		770	960		770	960	mW

NOTES

Specifications subject to change without notice.

REV. D -3-

¹For applications in which $+V_S$ may be applied before $-V_S$, or $+V_S$ current is not limited to 500 mA, a reverse-biased clamping diode should be inserted between ground and $-V_S$ to prevent destructive latch up. See section entitled "Using the AD9058."

²To achieve guaranteed conversion rate, connect each data output to ground through a 2 k Ω pull-down resistor.

³SNR performance limits for the 48-lead DIP "D" package are 1 dB less than shown. ENOB limits are degraded by 0.3 dB. SNR and ENOB measured with analog input signal 1 dB below full scale at specified frequency.

⁴Crosstalk rejection measured with full-scale signals of different frequencies (2.3 MHz and 3.5 MHz) applied to each channel. With both signals synchronously encoded at 40 MSPS, isolation of the undesired frequency is measured with an FFT.

⁵Applies to both A/Ss and includes internal ladder dissipation.

ABSOLUTE MAXIMUM RATINGS¹

Analog Input
+V _S 6 V
$-V_S$ +0.8 V to -6 V^2
Digital Inputs
Digital Output Current
Voltage Reference Current 53 mA
+V _{REF} 2.5 V
-V _{REF}
Operating Temperature Range
AD9058AJD/AJJ/AKD/AKJ0°C to 70°C
Maximum Junction Temperature ³
AD9058AJD/AJJ/AKD/AKJ
Storage Temperature Range65°C to +150°C
Lead Temperature (Soldering, 10 sec)300°C

NOTES

EXPLANATION OF TEST LEVELS

Test Level

- I. 100% production tested.
- II. 100% production tested at 25°C, and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization
- V. Parameter is a typical value only.
- VI. All devices are 100% production tested at 25°C. 100% production tested at temperature extremes for extended temperature devices; sample tested at temperature extremes for commercial/industrial devices.

ORDERING GUIDE


Model	Temperature Range	Description	Package Option ¹
AD9058AJJ	0°C to 70°C	44-Lead J-Leaded Ceramic ²	J-44
AD9058AJJ-REEL	0°C to 70°C	44-Lead J-Leaded Ceramic ²	J-44
AD9058AKJ	0°C to 70°C	44-Lead J-Leaded Ceramic, AC Tested	J-44
AD9058ATJ/883 ³	–55°C to +125°C	44-Lead J-Leaded Ceramic, AC Tested	J-44
AD9058AJD	0°C to 70°C	48-Lead Ceramic DIP	D-48
AD9058AKD	0°C to 70°C	48-Lead Ceramic DIP, AC Tested	D-48
AD9058ATD/883 ³	–55°C to +125°C	48-Lead Ceramic DIP, AC Tested	D-48

NOTES


CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD9058 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.






Equivalent Digital Outputs



Equivalent Encode Circuit



** INDICATES EACH PIN IS CONNECTED THROUGH 100 Ω

Burn-In Connections

¹Absolute maximum ratings are limiting values to be applied individually, and beyond which the serviceability of the circuit may be impaired. Functional operability is not necessarily implied. Exposure to absolute maximum rating conditions for an extended period of time may affect device reliability.

²For applications in which $+V_S$ may be applied before $-V_S$, or $+V_S$ current is not limited to 500 mA, a reverse-biased clamping diode should be inserted between ground and -V_S to prevent destructive latch up. See section entitled "Using the AD9058."


³Typical thermal impedances: 44-lead hermetic J-leaded ceramic package: $\theta_{IA} = 86.4^{\circ}$ C/W; θ_{IC} = 24.9°C/W; 48-lead hermetic: DIP θ_{IA} = 40°C/W; θ_{IC} = 12°C/W.

¹D = Hermetic ceramic DIP package; J = leaded ceramic package.

²Hermetically sealed ceramic package; footprint equivalent to PLCC.

³For specifications, refer to Analog Devices Military Products Databook.

PIN CONFIGURATIONS



GROUND 1 48 D₇ (MSB) 47 D₆ ENCODE 2 46 D₅ +V_S 3 45 D₄ GROUND 4 44 D₃ -V_{REF} 5 -V_S 6 43 D₂ 42 D₁ NC 7 41 D₀ (LSB) 40 GROUND +V_S 9 39 -V_S GROUND 10 +V_{REF} 11 38 GROUND AD9058 COMP 12 37 +V_S TOP VIEW (Not to Scale) 36 +V_S +V_{INT} 13 35 GROUND +V_{REF} 14 GROUND 15 34 -V_S +V_S 16 33 GROUND A_{IN} 17 32 D₀ (LSB) NC 18 31 D₁ 30 D₂ -V_{REF} 20 29 D₃ GROUND 21 28 D₄ +V_S 22 27 D₅ ENCODE 23 26 D₆ GROUND 24 25 D₇ (MSB) NC = NO CONNECT

AD9058AJJ/AKJ Pinouts

AD9058AJD/AKD Pinouts

PIN FUNCTION DESCRIPTIONS

J-Lead Pin Number				Ceramic DIP Pin Number		
ADC-A	ADC-B	Mnemonic	Function	ADC-A	ADC-B	
3	43	+V _{REF}	Top of Internal Voltage Reference Ladder	14	11	
4	42	GROUND	Analog Ground Return	15	10	
5	41	$+V_S$	Positive 5 V Analog Supply Voltage	16	9	
6	40	$A_{\rm IN}$	Analog Input Voltage	17	8	
7	39	$-V_S$	Negative 5 V Supply Voltage	19	6	
8	38	$-V_{REF}$	Bottom of Internal Voltage Reference Ladder	20	5	
9	37	+V _S	Positive 5 V Digital Supply Voltage	22	3	
10	36	ENCODE	TTL Compatible Convert Command	23	2	
11	35	D_7 (MSB)	Most Significant Bit of TTL Digital Output	25	48	
12-17	34-29	D_6-D_1	TTL Compatible Digital Output Bits	26-31	47-42	
18	28	D_0 (LSB)	Least Significant Bit of TTL Digital Output	32	41	
19	27	GROUND	Digital Ground Return	21, 24, 33	1, 4, 40	
20	26	$-V_S$	Negative 5 V Supply Voltage	34	39	
21	25	GROUND	Analog Ground Return	35	38	
22	24	+V _S	Positive 5 V Analog Supply Voltage	36	37	
COMMON	PINS		and and a series	COMMON	PINS	
1		COMP	Connection for External (0.1 µF)	12		
			Compensation Capacitor			
2		+V _{INT}	Internal 2 V Reference; Can Drive +V _{REF} for Both ADCs	13		

REV. D –5–

THEORY OF OPERATION

The AD9058 contains two separate 8-bit analog-to-digital converters (ADCs) on a single silicon die. The two devices can be operated independently with separate analog inputs, voltage references, and clocks.

In a traditional flash converter, 256 input comparators are required to make the parallel conversion for 8-bit resolution. This is in marked contrast to the scheme used in the AD9058, as shown in Figure 1.

Unlike traditional "flash," or parallel, converters, each of the two ADCs in the AD9058 utilizes a patented interpolating architecture to reduce circuit complexity, die size, and input capacitance. These advantages accrue because, compared to a conventional flash design, only half the normal number of input comparator cells is required to accomplish the conversion.

In this unit, each of the two independent ADCs uses only 128 (2⁷) comparators to make the conversion. The conversion for the seven most significant bits (MSBs) is performed by the 128 comparators. The value of the least significant bit (LSB) is determined by interpolation between adjacent comparators in the decoding register. A proprietary decoding scheme processes the comparator outputs and provides an 8-bit code to the output register of each ADC; the scheme also minimizes error codes.




Figure 1. Comparator Block Diagram

Analog input range is established by the voltages applied at the voltage reference inputs (+V_{REF} and -V_{REF}). The AD9058 can operate from 0 V to 2 V using the internal voltage reference, or anywhere between –1 V and +2 V using external references. Input range is limited to 2 V p-p when using external references. The internal resistor ladder divides the applied voltage reference into 128 steps, with each step representing two 8-bit quantization levels.




Figure 2. AD9058 Using Internal 2 V Voltage Reference




Figure 3. AD9058 Using External Voltage References

The on-board voltage reference, $+V_{INT}$, is a band gap reference that has sufficient drive capability for both reference ladders. It provides a 2 V reference that can drive both ADCs in the AD9058 for unipolar positive operation (0 V to 2 V).

USING THE AD9058

Refer to Figure 2. Using the internal voltage reference connected to both ADCs as shown reduces the number of external components required to create a complete data acquisition system. The input ranges of the ADCs are positive unipolar in this configuration, ranging from 0 V to 2 V. Bipolar input signals are buffered, amplified, and offset into the proper input range of the ADC using a good low distortion amplifier such as the AD9617 or AD9618.

The AD9058 offers considerable flexibility in selecting the analog input ranges of the ADCs; the two independent ADCs can even have different input ranges if required. In Figure 3, the AD9058 is shown configured for ± 1 V operation.

The "Reference Ladder Offset" shown in the specifications table refers to the error between the voltage applied to the $+V_{REF}$ (top) or $-V_{REF}$ (bottom) of the reference ladder and the voltage required at the analog input to achieve a 1111 1111 or 0000 0000 transition. This indicates the amount of adjustment range that must be designed into the reference circuit for the AD9058.

The diode shown between ground and $-V_S$ is normally reverse-biased and is used to prevent latch-up. Its use is recommended for applications in which power supply sequencing might allow $+V_S$ to be applied before $-V_S$; or the $+V_S$ supply is not current

limited. If the negative supply is allowed to float (the +5 V supply is powered up before the -5 V supply), substantial +5 V supply current will attempt to flow through the substrate (V_S supply contact) to ground. If this current is not limited to <500 mA, the part may be destroyed. The diode prevents this potentially destructive condition from occurring.

Timing

Refer to the AD9058 Timing Diagram, Figure 4. The AD9058 provides latched data outputs with no pipeline delay. To conserve power, the data outputs have relatively slow rise and fall times. When designing system timing, it is important to observe (1) setup and hold times; and (2) the intervals when data is changing.

Figure 3 shows 2 k Ω pull-down resistors on each of the D_0 – D_7 output data bits. When operating at conversion rates higher than 40 MSPS, these resistors help equalize rise and fall times and ease latching the output data into external latches. The 74ACT logic family devices have short setup and hold times and are the recommended choices for speeds of 40 MSPS or more.

Lavout

To ensure optimum performance, a single low impedance ground plane is recommended. Analog and digital grounds should be connected together and to the ground plane at the AD9058 device. Analog and digital power supplies should be bypassed to ground through $0.1 \, \mu F$ ceramic capacitors as close to the unit as possible.

For prototyping or evaluation, surface-mount sockets are available from Methode Electronics, Inc. (Part No. 213-0320602) for evaluating AD9058 surface-mount packages. To evaluate the

REV. D -7-

AD9058 in through-hole PCB designs, use the AD9058AJD/AKD with individual pin sockets (AMP Part No. 6-330808-0). Alternatively, surface-mount AD9058 units can be mounted in a through-hole socket (Circuit Assembly Corporation, Irvine, California Part No. CA-44SPC-T).

AD9058 APPLICATIONS

Combining two ADCs in a single package is an attractive alternative in a variety of systems when cost, reliability, and space are important considerations. Different systems emphasize particular specifications, depending on how the part is used.

In high density digital radio communications, a pair of high speed ADCs are used to digitize the in-phase (I) and quadrature (Q) components of a modulated signal. The signal presented to each ADC in this type of system consists of message-dependent amplitudes varying at the symbol rate, which is equal to the sample rates of the converters.




Figure 4. Timing Diagram

Figure 5 shows what the analog input to the AD9058 would look like when observed relative to the sample clock. Signal-to-noise ratio (SNR), transient response, and sample rate are all critical specifications in digitizing this "eye pattern."




Figure 5. I and Q Input Signals

Receiver sensitivity is limited by the SNR of the system. For the ADC, SNR is measured in the frequency domain and calculated with a Fast Fourier Transform (FFT). The signal-to-noise ratio equals the ratio of the fundamental component of the signal (rms amplitude) to the rms level of the noise. Noise is the sum of all other spectral components, including harmonic distortion, but excluding dc.

Although the signal being sampled does not have a significant slew rate at the instant it is encoded, dynamic performance of the ADC and the system is still critical. Transient response is the time required for the AD9058 to achieve full accuracy when a step function input is applied. Overvoltage recovery time is the interval required for the AD9058 to recover to full accuracy after an overdriven analog input signal is reduced to its input range.

Time domain performance of the ADC is also extremely important in digital oscilloscopes. When a track-/sample-and-hold is used ahead of the ADC, its operation becomes similar to that described above for receivers.

The dynamic response to high frequency inputs can be described by the effective number of bits (ENOB). The effective number of bits is calculated with a sine wave curve fit and is expressed as:

$$ENOB = N - LOG_2 \left[Error(measured) / Error(ideal) \right]$$

where N is the resolution (number of bits) and measured error is actual rms error calculated from the converter's outputs with a pure sine wave applied as the input.

Maximum conversion rate is defined as the encode (sample) rate at which SNR of the lowest frequency analog test signal drops no more than 3 dB below the guaranteed limit.




Figure 6. Harmonic Distortion vs. Analog Input Frequency





Figure 7. Dynamic Performance vs. Analog Input Frequency

MECHANICAL INFORMATION

Die Dimensions 106 mils \times 108 mils \times 15 (\pm 2) mils Pad Dimensions 4 mils \times 4 mils
Metallization
Backing None
Substrate PotentialV _S
Passivation Nitride
Die Attach Gold Eutectic (Ceramic)
Bond Wire 1 mil–1.3 mil, Gold; Gold Ball Bonding




REV. D -9-

OUTLINE DIMENSIONS

44-Lead Ceramic Leaded Chip Carrier — J-Formed Leads [JLCC] (J-44)

Dimensions shown in inches and (millimeters)




CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETERS DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

48-Lead Side-Brazed Solder Lid Ceramic DIP [DIP/SB]

(D-48)

Dimensions shown in inches and (millimeters)



CONTROLLING DIMENSIONS ARE IN INCHES; MILLIMETER DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF INCH EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN

-10- REV. D

Revision History

Location	Page
5/03—Data Sheet changed from REV. C to REV. D	
Changes to ORDERING GUIDE	
Changes to OUTLINE DIMENSIONS	
6/01—Data Sheet changed from REV. B to REV. C	
Edits to ELECTRICAL CHARACTERISTICS headings	
Edits to ABSOLUTE MAXIMUM RATINGS	
Edits to ORDERING GUIDE	
Edits to Pinout captions	5
Edits to Layout section	

REV. D -11-